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A widely used technique to mitigate the gate leakage in the ultra-scaled metal oxide semiconductor
field effect transistors (MOSFETs) is the use of high-k dielectrics, which provide the same equivalent
oxide thickness (EOT) as SiO2, but thicker physical layers. However, using a thicker physical
dielectric for the same EOT has a negative effect on the device performance due to the degradation
of 2D electrostatics. In this letter, the effects of high-k oxides on double-gate (DG) MOSFET with
the gate length under 20 nm are studied. We find that there is an optimum physical oxide thickness
(TOX) for each gate stack, including SiO2 interface layer and one high-k material. For the same
EOT, Al2O3 (k=9) over 3 A˚ SiO2 provides the best performance, while for HfO2 (k=20) and La2O3
(k=30), SiO2 thicknesses should be 5 A˚ and 7 A˚, respectively. The effects of using high-k oxides and
gate stacks on the performance of ultra-scaled MOSFETs are analyzed. While thin oxide thickness
increases the gate leakage, the thick oxide layer reduces the gate control on the channel. Therefore,
the physical thicknesses of gate stack should be optimized to achieve the best performance.
INTRODUCTION - The scaling of transistors re-
quires the thinning of SiO2 gate oxide [1], which can in-
duce significant gate tunneling below 1 nm oxide thick-
nesses. To mitigate the gate tunneling current in a thin
oxide layer of ultra-scaled MOSFETs, high-k dielectrics
are used [2, 3]. However, due to the thicker high-k gate
oxides, performance drops have been observed in the
ultra-scaled MOSFETs with k > 30 [4–9]. Thicker TOX
from larger k values worsen the short channel effects, even
if the EOT is kept the same [4]. This happens due to the
effect of the lateral field in the oxide, which is more pro-
nounced in higher k materials [4, 5], and fringing capaci-
tance due to spread of potential between the gate and the
source and drain [6]. It is known that not only EOT, but
also the physical oxide thickness plays important roles
in SCEs. However, it is not clear what the solution is
as the gate lengths of MOSFETs approach below 20 nm
[1, 3, 10].
In this work, we attempt to answer these questions: 1)
What is the impact of using a different high-k materials
with the same EOT on an ultra-scaled DG MOSFET? 2)
What is the optimum thickness of high-k gate stack for a
fixed EOT? 3) How do we analytically estimate the gate
leakage in the off state for a specific gate stack? We show
that for ultra-scaled DG MOSFETs, there is an optimum
oxide thickness that balances gate leakage of a thin oxide
layer and SCEs of thick oxides. We provide an analytical
model for the effect of high-k on the gate control and gate
leakage current.
METHODOLOGY - A self-consistent Schro¨dinger-
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Poisson solver, based on the real-space effective-mass ap-
proximation and the wave function formalism, including
direct gate and Fowler-Nordheim tunneling currents is
used to simulate DG MOSFETs [11–14]. This work only
considers electrons for calculations, while holes are not
taken into account for the n channel devices. Neglect-
ing holes means that band-to-band tunneling is ignored
in these simulations. This effect is negligible in devices,
whose source-to-drain voltage (VDS) is smaller than the
band gap of the channel material [15, 16]. DG device
specifications are in correspondence to the ITRS table
data for the 2015 node (Fig. 1). The transport direction
is aligned with the <110> crystal axis and the confine-
ment direction is (001). The source and drain regions are
doped with a donor concentration ND = 1020[/cm3]. For
all simulations EOT is fixed at 0.86 nm. The gate di-
electric constant varies from 3.9 to 30 (Table I). Physical
oxide thickness (TOX) changes with the k value to keep
EOT fixed, according to the following equation for the
cases without any interface layer:
TOX = EOT × kOX
kSiO2
(1)
However, for the gate stacks with SiO2 interface layer
and fixed EOT, TOX = TSiO2+Thigh−k and Thigh−k is
calculated as:
Thigh−k = (EOT − TSiO2)×
khigh−k
kSiO2
(2)
Two gate-dielectric configurations with five different ox-
ide materials are examined in this paper. (I) All oxide
materials are directly deposited on the Si channel, with-
out any interface oxide, with the same EOT, but different
k and TOX . TiN metal gate contacts are characterized by
work function of 4.25 eV, and their electron effective mass
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2(m∗ = m0). (II) SiO2-high-k gate stack with TiN con-
tacts. Effective masses are assumed isotropic (Table I).
Relative dielectric constants and band gap for each ma-
terial are described in Table I. Sub-threshold swing (SS),
drain induced barrier lowering (DIBL) and gate tunnel-
ing current are calculated at the OFF-state, where drain
off current is kept at about 100 nA/um.
FIG. 1. Schematic view of the double-gate MOSFETs con-
sidered in this paper. The geometry parameters are the same
node 2015 from ITRS tables [1]. The gate length is set to 16.7
nm. There is gate-source/drain overlap equal to 10% of the
gate length (i.e. 1.6 nm). The thickness of Si channel is 5.3
nm. Currents are normalized by the channel width per side,
which means simulated current divides by 2. Supply voltage
(VDD) is set to 0.83 V.
TABLE I. Dielectric constant k, band gap, conduction band
(CB) offset to Si, and tunneling effective mass (m∗) for the
oxide materials used in this work are shown. tunneling effec-
tive masses are from multiple experiments and theoretically
calculated references [17, 18]. P values are calculated from
equation 4 for each specific oxide material. Starred (*) num-
bers are used for these materials in our simulations. Physical
thickness of each oxide material is shown for both configura-
tions I and II.
Material SiO2 Si3N4 Al2O3 HfO2 La2O3
K 3.9 7*-8 9*-10 20*-25 27-30*
Band gap [eV] 9 5.3 8.8 5.8 6
CB offset [eV] 3.5 2.4 2.8 1.5 2.3
m∗/m0 0.4*-0.5 0.4 0.35 0.11*-0.17 0.27
P[nm−1] 6.06 5.02 5.07 2.08 4.04
TOX(No Interface) 0.9 1.6 2.0 4.9 6.6
TOX(TSiO2 = 3A˚) - 1.3 1.6 3.5 4.6
TOX(TSiO2 = 5A˚) - - 1.4 2.5 3.3
TOX(TSiO2 = 7A˚) - - 1.1 1.5 1.9
RESULTS AND DISCUSSION The ballistic ID−
VGS characteristics of DG MOSFET presented in Fig.
1 are simulated for VDS = VDD = 0.83 V. Fig. 2-A
shows the results for the configuration I, without inter-
face layer and with no gate leakage assumption. As ex-
pected, the thicker oxide would degrade the device per-
formance by increasing the sub-threshold swing (SS) and
lowering ON-current for the fixed OFF-current [6]. How-
ever, when gate tunneling is included, in the SiO2 case,
the OFF-current rises above 100 nA/um. OFF-current
below 100 nA/um is considered as the OFF state in ITRS
guideline [1]. For Si3N4, in the configuration I, ON-
current is around 3430 uA/um, which is a bit less than
ON-current for the device with Al2O3 oxide. Although,
TOXSi3N4 is thinner than TOXAl2O3 , it provides less ON-
current for the fixed OFF-current. This is a result of
high gate leakage at OFF state in Si3N4, which drops SS
as well. IGateSi3N4 is 90 times more than IGateAl2O3 and
contributes as 22 % of IOFF. As the gate leakage cannot
be controlled by gate voltage, it degrades sub-threshold
swing, and consequently the ON-current.
Figs. 2-B to 2-D show the effect of using interface
layer and its thickness on ID − VGS. Fig. 2-B depicts
the transfer characteristics of a device with Al2O3 as the
gate stack. As it is shown in Table I, TOX (TOX = TSiO2
+ TAl2O3) with different interface layer thickness up to 5
A˚, is still thick enough to keep the gate leakage very low.
Thin high-k gate stack (4 A˚ Al2O3 on top of 7 A˚ SiO2)
cannot keep the leakage current low enough to turn off
the device. The electrostatics and the gate leakage in the
required voltage range does not vary drastically, which
keep the ID−VGS characteristics similar in the interested
range. In Fig. 2-C high-k material is HfO2. Reduction in
the TOX from 4.9 nm (no interface layer) to 1.5 nm (7 A˚
interface layer) impacts on SCEs. All cases can turn off
the device (IOFF < 100 nA/um) except the case with 7 A˚
interface layer. The case with 5 A˚ interface layer provides
the best SS and better ON current at fixed IOFF of 100
nA/um. In the case of La2O3 as high-k material in Fig.
2-D, TOX reduces from 6.6 nm (no interface layer) to 1.9
nm (7 A˚ interface layer) impacts SCEs drastically. Each
case turns off the device properly (IOFF < 100 nA/um),
however the case with 7 A˚ interface layer provides the
best ION at fixed IOFF, as it has the thinnest oxide.
In Figs. 3-A to 3-D, performance metrics, including
ION , gate leakage current in the OFF-state, subthresh-
old swing (SS) and DIBL for fixed IOFF of 100 nA/um are
depicted. ION increases by reduction of the high-k thick-
ness for the same EOT in the gate stack (i.e. increase in
SiO2 interface layer thickness). Optimum physical oxide
thickness helps the device to turn off, as well as provides
stronger electrostatics. The optimum oxide thickness for
each gate stack can be achieved with a layer of SiO2 and
high-k material. Al2O3 gate stack shows optimum ON
current at TSiO2 = 3 A˚. However, for both HfO2 and
La2O3 oxide materials, thicker SiO2 interface layer im-
proves the device ION (Fig. 3-A). In Fig. 3-B, the gate
leakage current at the OFF-state is shown, which is part
of the drain current. The drain current has two compo-
nents; the source to drain current and the gate to drain
current (gate leakage). Gate leakage results from the tun-
neling of electrons through the potential barrier between
the gate and the channel. IGate is exponentially related
to the oxide thickness (TOX = TSiO2+Thigh−k) and ox-
ide effective mass [3, 16]. Al2O3 and HfO2 have similar
IGate. This similarity in IGate is a result of the light ef-
fective mass of HfO2 (0.11 m0) compared to Al2O3 (0.35
3FIG. 2. Typical ID − VGS transfer characteristics at VDS
= 0.83 V of DG MOSFETs with fixed EOT of 0.86 nm, and
various dielectric materials (different k). (A) With the as-
sumption that ideal oxides which do not have any leakage.
(B) with Al2O3 and SiO2. (C) with HfO2 and SiO2. (D)
with La2O3 and SiO2.
m0), while their dielectric constants are very different.
Replacing oxide materials and varying the interface layer
thickness impacts SS values (Fig. 3-C). SS depends on
the current at sub-threshold region, which is controlled
by the electrostatics and the gate leakage [16]. Thinning
TOX enhances the gate control, which improves SS until
IGate becomes comparable to IOFF. IGate does not change
exponentially with the gate bias, which leads to higher
SS value. As it is depicted in Fig. 3-D DIBL improves
by a reduction in the oxide thickness [6], but for very
thin oxides, higher gate leakage slows down the DIBL
value reduction [9]. Thin TOX improves the gate control
over the channel (or top of the barrier), which results in
weaker drain control over the channel.
Gate leakage occurs as the carrier tunnels through the
oxide layer between the gate contact and the channel.
The potential barrier for a gate stack is depicted in Fig.
4-A. Using the tunneling transmission equation, we can
estimate the tunneling gate leakage. In Fig. 4-B, the tun-
neling transmission is calculated using equation 3, which
shows a strong correlation with gate leakage in Fig. 2-
B. Tunneling transmission (Trans) for the gate stack is
calculated as:
Trans ≈ e−2(T1.P1+T2.P2+...) (3)
P =
√
2m∗U
~2
(4)
where Ti and Pi are thickness and decaying wave-vector
of carrier in ith oxide within the gate stack, accordingly.
FIG. 3. Performance metrics of DG MOSFETs with fixed
EOT of 0.86 nm, and various dielectric materials (different k)
at fixed IOFF (100 nA/um). If ID − VGS could not go below
100 nA/um at off state were dropped out of these figures. (A)
ON current ION , (B) Gate leakage (IGate), (C) Sub-threshold
swing (SS) and (D) Drain induced barrier lowering (DIBL).
The decaying wave-vector, Pi, in each oxide layer is cal-
culated from the effective mass, m∗, and the potential
barrier height, U (the CB offset in Table I), which are
listed in Table I for different high-k materials. Current is
calculated as I ≈ q2h .M.Trans.dU , where M is number of
modes, q is electron charge and h is Planc constant and
dU is tunneling energy window, which is equal to the
potential difference between channel and gate. Except
Trans, which is calculated from equation 3 the rest of
the relation for current is fixed for all of the DG devices
in this work [19].
(A) (B)
FIG. 4. (A) tunneling through the potential barrier for a
2-material gate stack. (B) Gate tunneling current calculated
by the presented extensive computational model, QTBM, and
the line is calculated by the analytical model from equation
3 and I ≈ q2
h
.M.Trans.dU . Different colored circles are the
results from rigorous simulations for different gate stacks.
In Figs. 5-A to 5-D, potential difference of OFF and
ON states are shown overlapped with the electron flow
in the OFF state for SiO2 (Fig. 5-A) and different HfO2
4thicknesses over the interface layers. The potential differ-
ence between ON and OFF states shows only the effect
of gate voltage variation on the potential and removes
the potential difference between source and drain. Po-
tential spread over the source and the drain are larger
for thicker oxides (Figs. 5-A and 5-B). These potential
spreads show the effect of increasing fringing capacitance
by using thicker oxides, which degrades the device perfor-
mance. By TOX reduction, the potential spread reduces
(Figs. 5-B to 5-E). However, in the very thin oxide case
(Fig. 5-E) gate tunneling increases, which drastically re-
duces the device performance.
Fig. 6-A shows the capacitance network, includ-
ing the fringing capacitance between the gate and the
source/drain, which will be added to the gate capaci-
tance. From the potential profile and fringing field in the
Figs 5-A to 5-D, it can be observed that the potential
profile broadening is proportional to the physical oxide
thickness. This degrades oxide capacitance (COX). We
found that the total oxide capacitance can be crudely
estimated as:
COX
A
≈ OX
TOX
(1− αTOX
LG
) (5)
where A and LG are the gate area and the gate length,
and OX and α are the equivalent gate stack dielectric
constant and the empirical factor to estimate COX degra-
dation. In double gate, it is found that α to be around
0.5. Fig. 6-B shows the effect of the fringing capaci-
tance on the total gate oxide capacitance from our sim-
ple model OXTOX (1− αTOXLG ) on the SS values. When SiO2
interface layer is thin, the physical thickness and fring-
ing capacitance are large and the fringing capacitance
deteriorates the performance for thick gate stacks. This
simple model can be used to estimate the effect of phys-
ical oxide thickness and gate length on the performance
of DG MOSFETs. Here, we used our analytical model
to estimate SS using the following equation [20]:
SS ≈ ln(10)kT
q
(1 +
CSi
COX
) (6)
where CSi is the channel capacitance and COX is the
modified oxide capacitance from equation 5 that takes
into account fringing field effect. In Fig. 6-B, CSi is
extracted from the calculated SS for the DG MOSFET
with only La2O3 as oxide. Then, SS for gate stack with
different SiO2 interface layer is estimated using equations
5 and 6. As TSiO2 increases and TOX decreases, the gate
tunneling begins to deteriorate the performance and sat-
urates SS, which shows there are other factors such as
gate leakage, and source to drain tunneling [3] in deter-
mination of SS and equation 6 will not work well at that
point.
CONCLUSION - Scaling MOSFETs below 20 nm
using thicker high-k oxides drastically degrades the de-
vice performance for a fixed EOT. Therefore, introducing
higher-k oxide should be examined carefully for penalty
in electrostatics. Using very thin oxides also causes gate
(A)
(B)
(C)
(D)
(E)
FIG. 5. The potential difference between OFF and ON states
overlapped with the electron flow in the OFF-state for DG
MOSFET with (A) SiO2 oxide. (B) HfO2 without interface
layer. (C) HfO2 over 3 A˚ interface layer. Potential spread over
the source and the drain sections are weaker than only HfO2
case, but stronger than SiO2. (D) HfO2 over 5 A˚ interface
layer. Potential spread over the source and the drain sections
are weaker than HfO2 over 3 A˚ interface layer, but stronger
than SiO2. Still, gate tunneling is negligible. (E) HfO2 over
7 A˚ interface layer. Gate leakage current is very strong which
prevents the device from turning off.
5(A) (B)
FIG. 6. (A) Capacitance network between the gate and chan-
nel, source and drain is depicted. While fringing capacitance
between the gate and the source/drain increases the total ox-
ide capacitance degrades. The potential between gate and
the channel and the source/drain rather than being confined
only between the gate and the channel. This degrades the
device performance for thicker gate stack. (B) Electrostatics
degradation factor, 1 − αTOX
LG
, reduces by thinning the gate
stack. This impact on SS for different La2O3 gate stack is
depicted as an example. Analytically calculated SS is shown
over simulated ones.
leakage. An optimum combination of k value and oxide
effective mass and thickness, or engineered gate stack,
should be used to provide strong electrostatics and ac-
ceptable gate leakage. We provided a simple analytical
model to estimate the gate leakage for each gate stack, as
well as a model for the electrostatic degradation due to
the fringing capacitance. Additionally, we showed there
is an optimum gate stack thickness for any high-k mate-
rial. Gate overlaps, source/drain doping and scattering
can impact on the quantitative results. Therefore, for
any specific device, it will be more accurate to do further
investigation to find the optimum geometry and design
for the best performance.
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